国产欧美精品一区二区,中文字幕专区在线亚洲,国产精品美女网站在线观看,艾秋果冻传媒2021精品,在线免费一区二区,久久久久久青草大香综合精品,日韩美aaa特级毛片,欧美成人精品午夜免费影视

Aiming at the verification of the systolic array module in the convolutional neural network accelerator, a verification platform based on the direct programming interface C (DPI-C) program is proposed and implemented. The embedded DPI-C program is used and the universal verification methodology (UVM) is used to meet the verification requirements of floating-point multiplication and addition in the systolic array module. The experiments take advantage of the DPI interface technology in SystemVerilog to implement calls to C or C++ code in the verification platform. Complex reference models are implemented by writing C functions, and floating-point multiplication and addition operations are written using C code. The overall structure of the verification platform is designed according to UVM, which includes the design of excitation, the writing of reference model, data proofreading and other components, and the whole verification platform is efficient and concise. The platform has been applied to the verification of artificial intelligence chips, and the test cases written can fully verify the pulsating arrays with 100% coverage. The verification platform ensures comprehensive and efficient verification of systolic arrays and easy debugging and error correction, and also enables reuse of the UVM environment and test cases.