国产欧美精品一区二区,中文字幕专区在线亚洲,国产精品美女网站在线观看,艾秋果冻传媒2021精品,在线免费一区二区,久久久久久青草大香综合精品,日韩美aaa特级毛片,欧美成人精品午夜免费影视

Based on the application of level scheme of CMOS with high-speed comparator, two-stage clock fan-out buffer and comparator output, the integrity-IBIS module of ADS was adopted to build up 80 oscilloscope external trigger systems . The principle, grammar structure and applicability of IBIS model was introduced, the transient simulation was carried out to analyze the integrity of differential signals between the high-speed comparator IC, clock fan-out IC and pulse output IC, and the delay and jitter of the final output signal were calculated. The results of the simulation showed that: 80 channel synchronous trigger signal could be achieved with the application of level scheme of CMOS with high-speed comparator, two-stage clock fan-out buffer and comparator output; the delay of input and output signal was less than 2.6ns and the jitter was less than 11ps, output signal amplitude was 1.97V and the leading edge was 997ps with the load of 50Ω, which met the requirements of external trigger signals of the multi-channel oscilloscope.