国产欧美精品一区二区,中文字幕专区在线亚洲,国产精品美女网站在线观看,艾秋果冻传媒2021精品,在线免费一区二区,久久久久久青草大香综合精品,日韩美aaa特级毛片,欧美成人精品午夜免费影视

In order to achieve the plus/minus floating point calculation function independently by on execution controller, this paper proposes a parallel operation based on the FPGA circuit hard-wired floating-point number plus/minus operation control circuit and the sequential control method. The controller can independently complete much floating-point addition and subtraction operation function of the process of operation under the influence of internal timing pluse when it receives the operand type and multioperand. operation results transmitted to the system data bus. Discusses the circuit of the controller structure and basic principle, analyzes the operand type and multioperand in internal temporal pulse under the action of execution. VerilogHDL language is applied to implement the building and related hardware connection. After the completion of the design the simulation test shows that Maximum delay is 15.336 ns, consumption of IO input/output port of total resources 27.92%, data show that the controller can improve the arithmetic unit operation speed when performing more operands floating-point addition and subtraction,